Abstract

During the qualification of a new Advanced Bipolar, CMOS, DMOS (A-BCD) technology some typical failure modes were observed in this SOI process. After a short introduction of the technology and its areas of application three different failure modes will be discussed. The failures initiated during HTOL test are localized with standard PEM/OBIRCH analysis techniques. Main focus will be on the physical defects at the origin of the fail and the different techniques to reveal them. The failures are observed within the Shallow Trench Isolation (STI) module of the High Voltage components and along the edge of the Medium Trench Isolation (MTI). The root causes and the possible corrective actions will be discussed when applicable.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.