Abstract
We characterized the SiO2/SiC interface by capacitance–voltage (C–V) measurement in order to obtain p-channel metal–oxide–semiconductor field-effect transistors (MOSFETs) on the 4H-SiC(0001̄) C-face. Wet gate oxidation was preferable for both n- and p-type MOS capacitors, but p-type MOS interface properties were inferior to those of n-type MOS capacitors. The cause of the large flat-band shift for the p-type sample was discussed on the basis of C–V measurements by the light illumination technique. We also investigated the influence of the high-temperature annealing process after gate oxidation on the MOS interface properties. The p-type MOS interface was more sensitive to the annealing process than the n-type MOS interface. We fabricated 4H-SiC C-face p-channel MOSFETs by wet gate oxidation and low-temperature postdeposition annealing in He–H2 ambient. The normal FET operation was accomplished on the 4H-SiC C-face for the first time. Those devices, however, indicated low channel mobility and large threshold voltage.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.