Abstract
In dominant many-core system, NoC (Network on Chip) also requires fault tolerance configuration for dependable communication. Compared with payload error, transient routing error causes fatal problems, such as packets delivered to wrong destination, network deadlock due to routing algorithm or topology forbidden. We propose a light weight redundancy method to solve transient NoC routing error: 1) configuring routing information with TMR (Triple Modular Redundancy) only for head flits; 2) exploiting inherent hardware and time redundancy for reliable routing computation. And the simulation results from cycle accurate platform show that this method brings higher routing error recovery rate with less performance loss and overhead than other fault tolerant mechanisms.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
