Abstract
We conducted stress-induced voiding (SIV) experiments on Cu/low-k interconnect with different upper metal cap layers to evaluate their reliability impact. We showed the cap layer of upper metal had strong effect on the SIV performance. A finite element analysis is applied to simulate the stress fields inside these via test structures. We explained the different SIV performance of these via schemes with the stress results.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
