Abstract
A high-frequency model for VMOS power transistors has been developed. Using this model a VMOS transistor was designed to achieve 10 dB maximum stable gain at a frequency of 1 GHz. In the design the static parameters of breakdown voltage and on-resistance were also optimised. The experimental results verified the model and showed excellent agreement.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
