Abstract
This paper presents a modified Petri nets simulation algorithm applied as an engine for a logic simulator in digital integrated circuit design. The simulator uses an event-driven algorithm and eliminates the delta delay which occurs in the majority of modern simulation algorithms. The algorithm has been tested for the logic simulation of combinational digital circuits and demonstrated more accurate simulation results. This has been achieved due to solving the issue of the priority choice problem when two or more events are occurring simultaneously.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
