Abstract
Bias Temperature Instability (BTI) is a central issue in integrated circuits' reliability, as it degrades transistors' performance. In deeply scaled technologies, an increasing variability accompanies this effect. Secure topologies for cryptographic circuits aiming to increase resilience to Side-Channel Attacks through a homogeneous power consumption may be particularly subject to the impact of an unbalance caused by an aging effect. A statistical evaluation based on Monte Carlo simulations with a time-dependent BTI model based on trap kinetics was performed in this work. The results indicate that, despite the significant variability and degradation caused by the BTI in the secure cells' performance, the homogeneity of the power consumption was not considerably affected.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
