Abstract
In this paper, the impact of process induced variations on the electrical characteristics of a junctionless symmetric double-gate transistor (DGJLT) is reported for the first time. The process parameters considered here are gate length (L), thickness of silicon film (Tsi) and gate oxide thickness (Tox). The impact of these process parameters on the electrical parameters viz., ON current, threshold voltage (V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">T</sub> ) and subthreshold slope (SS) are systematically investigated with the help of extensive device simulations and compared with conventional symmetric doublegate transistor (DGMOS). It is seen that ON current variation with silicon thickness is higher for DGJLT compared to DGMOS. Threshold voltage of DGJLT is more sensitive to silicon thickness and gate oxide thickness as compared to DGMOS. The overall SS variation is negligible in DGJLT compared to DGMOS.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
