Abstract

An electrostatic discharge (ESD) strengthening design of high-voltage (HV) n-channel laterally diffused metal–oxide semiconductor (nLDMOS) transistors combined with embedded-SCR anode islands is investigated. After a systematic layout implementation and analysis, the anti-ESD robustness [or secondary breakdown current (It2)] of drain pnp-arranged and SCR isolated-type DUTs were higher than 7-A (ESD reliability improvements of these nLDMOS-SCR devices were more than 282.5% (199.2%) higher than that of the pure nLDMOS (pnp-stripe) component. Also, it can be found that the ESD robustness of the pnp-arranged type is greater than the npn-arrangement. Therefore, an adequate architecture of an HV nLDMOS device embedded with an SCR (pnp-arranged) and SCR isolated manner can gain high ESD-reliability immunity.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.