Abstract
In this paper, ESD protection circuit with substrate-triggered technique using PNP bipolar transistor for quick discharge of the electrostatic energy is proposed. The proposed ESD protection circuit is verified by the transmission line pulse (TLP) system. The results show that the proposed ESD protection circuit has lower trigger voltage (5.98V) compared with that of conventional GGNMOS. And the proposed circuit has faster turn-on time (∼37ns) than that of the conventional substrate-triggered ESD protection circuit.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
