Abstract
This paper presents a method to increase the input bandwidth of switched capacitor (SC) track and hold amplifiers (THAs), which is particularly suitable for time-interleaved analog-to-digital converters (ADCs). With a simple model for the track and hold stage, it is shown that frequency compensation techniques at the input of the THA can substantially increase the bandwidth at the controlled cost of increased distortion. A design example shows a bandwidth increase of 60% for a THA in a 4-bit ADC.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
