Abstract
We propose an efficient encoding scheme to be designed using the robust principle of programmable logic arrays (PLA) for an ultra-fast flash analog to digital converter (ADC). High-speed operation in the MHz-GHz range is the major goal of flash ADC design. A high-speed ADC needs a fast comparator, a high-speed encoder, and a fast sample and hold (S-H) circuit. These three areas of high-speed ADC design require equally careful attention. Technological advancement has produced superior high-speed comparators. The speed of encoders has been dealt with mostly on the algorithmic part. We propose a CMOS based encoder design to be integrated with a CMOS based high-speed comparator for system-on-chip (SoC). Depending on the availability of high-speed comparators, our design exploits the design of the comparator for the benefit of speeding up the encoder.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
