Abstract

Technology challenges and solutions in the development and manufacturing of stacked silicon interconnect (SSI) technology have been investigated with the established foundry and outsourced semiconductor assembly and test ecosystem. Key enabling technologies, such as through-silicon-via processing, interposer backside manufacturing yield enhancement, new stacking technology, interposer warpage control, and microbump processes and joining, which are the building blocks for SSI technology, were developed. Xilinx's 28-nm field programmable gate array with an SSI technology platform was used to develop and optimize the seamless integration of the processes, structures, and parameters, as well as to evaluate their yield, reliability, and device performance.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.