Abstract
Dynamic Partial Reconfiguration (DPR) of Field Programmable Gate Arrays (FPGAs) is a technology that enables the development of embedded systems with hot swappable logic on the FPGA fabric. This means that hardware logic can be swapped in and out on-the-fly while the rest of the system is operational. Since DPR is relatively new, tool support is still evolving. This paper introduces new FPGA architectural tools and Linux OS modifications that aid in supporting DPR on FPGAs for control. We emphasize that control systems benefit from real hardware concurrency, meaning that by moving the control intelligence into hardware we minimize the negative effects inherent to threads and their scheduler. This leaves software with the role of a high-level administrator rather than an executor, thus eliminating unnecessary bottlenecks. The developed tools enable the hardware engineer to develop DPR-FPGA systems more effectively for rapid control system development.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
