Abstract
The electrical performance of both Ge MOSCAP and MOSFET with LaScOx high-k gate dielectric directly deposited on Ge (100) without utilizing any interfacial passivation layer has been investigated. This study also reports about the control of Vfb/Vth through ScO concentration. Accordingly, a relatively larger hysteresis and higher density of interface states with ScO concentration having lower or higher than 50% along with increasing annealing temperatures were observed in general as a result of deterioration caused by the formation of GeOx at the interface in conjunction with more pronounce intermixing or Ge out-diffusion into LaScOx. Nevertheless, an ultrathin Si passivation layer is found to be advantageous to inhibit Ge incorporation into high-k bulk in the form of GeOx, thereby diminishing the resultant oxide charge trapping as well as improves the thermal stabilities of the entire LaScOx/Ge MOS structures. Besides, reasonably good electrical properties of Ge p-MOSFETs with LaScOx gate dielectric have been demonstrated.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.