Abstract

Table lookup is the most important operation in routers from the aspects of both packet processing throughput and power consumption. To realize the table lookup at high throughput with low energy, Packet Processing Cache (PPC) has been proposed. PPC stores table lookup results into a small SRAM (static random access memory) per flow and reuses the cached results to process subsequent packets of the same flow. Because the SRAM is accessed faster with significant lower energy than TCAM (Ternary Content Addressable Memory), which is conventionally used as a memory for storing the tables in routers, PPC can process packets at higher throughput with lower power consumption when the table lookup results of the packets are in PPC. Although the PPC performance depends on the PPC hit/miss rates, recent PPCs still show high PPC miss rates and cannot achieve sufficient performance. In this paper, efficient cache architecture, constructed of two different techniques, is proposed to improve the PPC miss rate more. The simulation results indicated that the combined approach of them achieved 1.72x larger throughput with 41.4% lower energy consumption in comparison to the conventional PPC architecture.

Highlights

  • Recent increase in internet communication traffic amount is remarkable owing to the spread of data consuming applications such as cloud services, video streaming, and internet-of-things (IoT) applications

  • This paper indicated that HTTP and DNS packets impacted on the Packet Processing Cache (PPC) performance significantly from the perspective of the number of packets and flows

  • PPC shows significant impact on the table lookup throughput and the energy consumption; there is a room for improvement

Read more

Summary

INTRODUCTION

Recent increase in internet communication traffic amount is remarkable owing to the spread of data consuming applications such as cloud services, video streaming, and internet-of-things (IoT) applications. PPC can reduce the number of TCAM accesses by storing table lookup results into a small SRAM and reusing the stored results to process subsequent packets. This study proposes a novel efficient cache architecture, which constructed of Port-aware Cache and Victim IP Cache, for high-throughput and lowpower table lookup. To resolve the problem that the performance of Port-aware Cache depends on the network configurations, this study newly proposed Semi-static Portaware Cache, which decides the best mix of each entry sizes by prior trials at a boot process of a router. Port-aware Cache, one of the proposed approach in this paper, can prevent increases in PPC misses caused by attacks (8.64% improvement) and reduce the number of PPC misses caused by HTTP packets (9.02% improvement).

Outline
Problems
RELATED STUDIES
PORT-AWARE CACHE
Motivation
Architecture of Port-aware Cache
Semi-static Port-aware Cache
Motivations
Architecture of Victim IP Cache
EVALUATIONS
Experimental Setup
Evaluation of Port-aware Cache
Evaluation of Victim IP Cache
Combined Approach
Findings
CONCLUSION
Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call