Abstract

A ferroelectric FET using MoS2 and PVDF-TrFE was fabricated, and the effects of varying the gate voltage scan rate from 200 mV/s to 4 mV/s investigated. Charge mobility, sub-threshold voltage swing and the memory window width depended on the scan rate. Prior to switching on, a negative trans-conductance was observed for all scan rates, followed by a rapid increase in the channel current to the on state. A model based on nucleation of ferroelectric domains and unrestricted domain growth was used to explain these results. By lowering the scan rate, the performance of polymer based FE-FET’s can be improved.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.