Abstract
The effect of reference clock jitter on the all-digital phase-locked loop (ADPLL) is considered. The analog-to-digital interface [e.g., a time-to-digital converter (TDC)] is considered only briefly. For the digital-to-analog interface [e.g., a digitally controlled oscillator (DCO)], the analysis is studied in detail. The power spectral density and the integrated power of the ADPLL's output phase noise are assessed for two types of reference clock jitter: 1) small correlated jitter (such as for a typical reference oscillator) and 2) uncorrelated jitter. Uncorrelated clock jitter (intentionally added at the DCO), which is uniformly spread over a sampling interval, is shown to nearly remove the digital images at the ADPLL output, which significantly lowers the minimum reference clock frequency in wireless designs.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.