Abstract

This paper presents an extensive survey on impact of interface trap charges on JLTFET. Objective of our work is to analyze degradation in performance of our device due to presence of interface trap charge present between Si-SiO2 interface. Effect of interface trap charges on drain current, transconductance, higher order transconductance, linearity and distortion parameter (VIP2, VIP3, IIP3, IMD3, Zero crossover point, 1-dB compression point) has been studied. High linearity and low distortion demands high value of VIP2, VIP3, IIP3, 1-dB compression point and low value of IMD3, Zero crossover point, higher order transconductance parameter. Through our simulations we have found that presence of interface trap charges leads to curtailment in reliability and life time of device.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call