Abstract
In this paper, the impact of asymmetric gate stack architecture using a combination of vacuum and high-k dielectrics on a junctionless cylindrical surrounding gate (JL-CSG) MOSFET has been investigated. A comparative evaluation of short channel effects (SCEs) for various device structures has also been carried out with figure of merit (FOM) metrics such as electric field, electron temperature, drain current (Ids), and drain induced barrier lowering (DIBL). A two-dimensional analytical model has been developed for the asymmetric architecture using Poisson’s equation in cylindrical coordinates assuming a parabolic potential profile. It is observed that the asymmetric gate stack device demonstrates effectiveness in suppressing hot carrier degradation and short channel effects along with improving the current drivability of the device as compared to the other device configurations. The analytical results have been verified with the simulated data obtained from ATLAS 3-D device simulator.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
