Abstract
The practical applications of Wireless Sensor Networks WSNs in vulnerable areas require the communication data possessing confidentiality, integrity and freshness. In this paper, we present the implementation and simulation of a hardware security coprocessor called EasiSec based on system-on-chip SoC technology for WSN. Compared with existing works, our unique features include: 1 A fingerprint-based key management FKM module to extract key elements from program memory and build secret keys for cryptographic coprocessor, which can resist the key compromise impersonation attack; 2 A reusable optimised logic cell ROLC to complete encryption and decryption, and minimise the hardware overhead; 3 An authentication module based on Linear Feedback Shift Register LFSR to provide two-party data with integrity and freshness. The design is mapped on FPGA and ASIC design. Results show the hardware overhead of our design is 16.5% less than common designs and the execution time is shorter than other coprocessors.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
