Abstract
Field Programmable Gate Arrays (FPGAs) are increasingly being used for many systems and efficient System-on-a-Chip (SOC) designs. Hence, dynamic partial self reconfiguration (DPSR) of the FPGA can be regarded as one of essentials of making hardware flexible and achieving power efficiency and optimizing area too. This paper presents an approach for dynamic partial selfreconfiguration that enables FPGAs to reconfigure itself dynamically and partially under the control of an external processor. The reconfiguration process is accomplished without an internal configuration access port (ICAP), which should be used either with Micro Blaze soft core or with PowerPC hard core using HWICAP core for the On-Chip Peripheral Bus (OPB). It can also be used for any other FPGA architectures, such as Virtex-II (Pro), Virtex-4, Virtex-5, etc.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.