Abstract

If porous silicon (PSi) is going to be seriously considered for antireflection (AR) applications in the solar cell industry, it must not only offer superior AR properties, but must also prove minimally disruptive to the current manufacturing process. This limits its application to the final (backend) fabrication steps, after p–n junction formation. Since typical commercial junction depths are on the order of 350 nm, the PSi etching process must only consume a portion of this emitter layer if the electrical properties of these devices are to be maintained. In this study, we have focused on the development of a dynamic etching process to form thin (<120 nm) graded index PSi layers with excellent broadband AR properties.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.