Abstract
A new ½ dual-injection locked frequency divider (dual-ILFD) with wide locking range and low-power consumption is proposed and developed together with a divide-by-2 current mode logic (CML) divider. ½ CML divider is connected at the output of ½ dual-ILFD for achieving constant output amplitude. The chip was fabricated using a 0.18-µm BiCMOS process. The ½ dual-ILFD enhances the locking range with low-power consumption through optimized load quality factor (Q <inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">L</inf> ) and output current amplitude (i <inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">OSC</inf> ) simultaneously, achieving a locking range of 692 MHz between 7.512 and 8.204 GHz, which is almost 10 times larger than a single-injection counterpart. The core of ½ dual-ILFD consumes 2.93 mA with 1.5 V supply.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
