Abstract
A promising high-voltage MOSFET (HVMOS) is experimentally demonstrated in 28nm Ultra-Thin Body and Buried oxide Fully Depleted SOI technology (UTBB–FDSOI). The Dual Ground Plane Extended-Drain MOSFET (DGP EDMOS) architecture uses the back-gate biasing as an efficient lever to optimize high-voltage performances. The idea is to implement two different ground planes under the device to control separately the electrostatic properties of the channel and the drift regions. We show that the separate biasing of the two ground planes enables the independent tuning of the threshold voltage (VTH) as well as the improvement of drain–source breakdown voltage (BV) and specific on-resistance (RON.S). In this work, we explore the electrical characteristics, such as RON.S and BV, as a function of the back-gate voltage and geometry. We report and discuss encouraging results for 5V switched mode applications and power management in ultra-thin SOI technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
