Abstract
Summary In this paper, a digital sinusoidal pulse width modulation (DSPWM) multilevel technique of 27-levels based on field programmable gate array (FPGA) is introduced, as an alternative to control of the direct current/alternating current multilevel power converters. The implementation of this technique with an FPGA XC3S500E model is achieved in the Xilinx Spartan-3E FPGA platforms. An experimental prototype is implemented by 3-cascaded H-bridges controlled by the DSPWM multilevel technique, generating high efficiency, low cost, and lower harmonic content. The efficiency of the DSPWM multilevel technique using R, RL, RC, and RLC loads connected to the power network is verified.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Transactions on Electrical Energy Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
