Abstract
The clock line, which is used to shift the addresses in the address pointer circuit of an FIFO, has a large load capacitance and hence large power consumption is required to drive the line. Furthermore, the large load capacitance limits the speed of operation of the FIFO. The authors develop a double-edge-triggered technique for address pointer design. By using the proposed technique, the high-speed FIFO operation can be realised with relatively lower shift clock frequency. The power consumption of the new circuit is significantly reduced due to the reduction of the shifting clock frequency as well as the cumulative load capacitance on shifting clock lines.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
