Abstract
The gate dielectric stack composed of crystalline ZrO2 and Al2O3 buffer layer treated with double nitridation was developed to reduce the capacitance equivalent thickness (CET), leakage current density (Jg), interfacial state density (Dit), and enhance thermal stability as well. A high dielectric constant of the gate stack was provided by the crystalline ZrO2 with tetragonal/cubic phase. The Jg and Dit were suppressed by the insertion of the Al2O3 buffer layer treated with remote NH3 plasma nitridation because of the deactivation of the oxygen vacancies and the well passivation of the Si dangling bonds. A further nitridation using remote N2 plasma on ZrO2 was carried out to reduce the CET and Jg by the enhancement of the dielectric constant and the deactivation of the grain boundaries and oxygen vacancies. Accordingly, a low CET of 1.09nm, Jg of 3.43×10−5A/cm2, and Dit of 3.35×1011cm−2eV−1 were achieved in the crystalline ZrO2/Al2O3 buffer gate stack treated with the double nitridation. The hysteresis was also minimized significantly by the post-deposition annealing at 800°C, which is attributed to the enhanced thermal stability. The results indicate that the crystalline high-K dielectrics/buffer layer with double nitridation treatments is a promising gate stack structure beneficial to the sub-nanometer CET scaling in the future.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.