Abstract
This paper addresses the problem of hysteresis in ADC systems and the improvement that can be obtained in the performance of such systems with the use of dithering and oversampling. The paper starts with an analysis of ADC hysteresis errors considering their effect on the quantization error and effective number of bits of an ADC system. It concludes with a study of the improvements obtained using dithering in over sampled ADC systems with hysteresis errors. Special attention is paid to the effect of different time sequences of a deterministic dither signal. Experimental results that validate theoretical predictions are also presented.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
