Abstract

This paper deals with a top down design methodology to DSP algorithms based on FPGA. Additionally, DSP algorithms, such as FIR filters, fast Fourier transform (FFT), and the high-frequency resonance technique (HFRT), are implemented in the hardware embedded in the FPGA using a MATLAB/SIMULINK model. The principle idea of this approach is the advantage of a MATLAB/SIMULINK model created to be generic, flexible and can be easily changed at the end user. To validate our approach, an HFRT algorithm to identification the fault in rolling bearings is implemented in FPGA.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.