Abstract
Proposed is a digital compensator that is employed in a digital phase-locked loop (PLL) to avoid big phase-error downfalls caused by the large output glitches originating from a high-speed counter based on standard logic cells. The proposed compensation mechanism enables the PLL to acquire a desired frequency under irregular voltage and temperature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
