Abstract
A digital background calibration for minimising timing-error effects in time-interleaved analogue-to-digital converter (TIADC) is presented. A technique for correcting sampling time error in a four-channel TIADC system is described. Simulation results show that the proposed calibration technique can significantly improve the SFDR performance for the 12-bit TIADC system.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
