Abstract
This paper presents an experimental study of substrate noise isolation in BF-Moat and P <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">+</sup> /DT/n-well/DT/P <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">+</sup> guard-ring-defined regions on a lightly doped substrate in the IBM 0.18-mum 7WL bipolar CMOS (BiCMOS) technology. Measurements of substrate noise voltage intentionally generated by an RF power amplifier and 64 digital pad drivers placed on the chip were taken at ten locations throughout the chip, using a capacitively coupled BiCMOS differential sensor circuit. The data show that both isolation structures exhibit effective ability to block out substrate noise for frequencies up to 2-3 GHz. Peak induced substrate noise voltage within the ldquoquiet regionsrdquo was lower by 12-15 dB from that outside the quiet areas.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
