Abstract

This paper presents a new method in time domain for optimizing the settling time in three stage amplifiers with reversed nested Miller compensation (RNMC). This procedure allows the compensation capacitors to be sized to achieve the best settling behavior of the closed-loop op-amp. To show the effectiveness of the method, a typical amplifier in 1V, 90 nm CMOS technology is designed. Simulation results show that using this method, settling time of three-stage RNMC amplifiers significantly improved compared to conventional design method. Also, the figure of merit of this amplifier shows the ratio settling-time/power-consumption of amplifier is greater than the other NMC amplifiers.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.