Abstract
Logic design techniques to reduce the NAND/NOR gate-count use AND/OR/NOT Boolean logic system and from there proceed to NAND/NOR realization. In this paper, an algebraic system with NAND and NOR operators is proposed. The proposed method is convenient for hand-execution. It seems that a computer algorithm can be developed which would be better than the existing branch-and-bound or enumeration methods.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
