Abstract
Bus and mesh based Networks-on-Chip (NoC) are two different architectures of on-chip communication. Each of them has different features and applications. In this paper, we combine these two architectures and construct a hybrid one. In the hybrid architecture, the IP cores with heavy communication affinity are placed in the same subsystem, and a large mesh NoC is partitioned into several subsystems and individual IPs, so that the transmission latency of NoC can be reduced. An efficient partition and mapping algorithm is proposed for the hybrid NoC architecture. Experimental result shows that an average latency improvement of 17.6% can be obtained when compared with the conventional mesh NoC architecture.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
