Abstract
Real time applications such as controlling environmental conditions demand quick response of the processor for processing the acquired signals. Multiplier is an important feature of signal processing. Vedic Mathematics provides principles of high speed multiplication. Motivated by this, a high speed Vedic multiplier using multiplexer based adder is proposed in this paper. Proposed design is simulated using ModelSim and synthesized using Xilinx ISE 14.7. When compared with existing Vedic multipliers, proposed design shows a significant improvement in speed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
