Abstract
The conventional test schemes for Chip Multiprocessors (CMPs) are costly, time consuming and power hungry. This demands search for new test methodologies. In this work, we employ cellular automata (CA) to develop a high speed protocol verification logic for CMPs realizing directory based cache coherence system. A special class of CA referred to as single length cycle 2-attractor cellular automata (TACA), has been introduced to identify the inconsistencies in cache line states of processors private caches. The TACA theory is developed to realize low cost hardware of the design enabling quick decision on the cache coherency that is desirable for the CMPs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
