Abstract
This article is intended to introduce electronic reconnaissance digital channelized receiver design ideas based on FPGA implementation structure. It takes the use of polyphase filter implementation of Achieved using the polyphase filter bank channelized receiver as the focus, and makes use of multiple parallel receiving channels to get the results of the simulation. The channelizing is realized in the FPGA device of xc4vsx55 which belongs to Virtex4 group in Xilinx family. During the process of design, highly effective polyphase and the parallel assembly line structure's FFT flexibility are fully considered, which reduce the operand enormously and raise the operating speed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.