Abstract
The continuous scaling in transistor dimensions for improving speed and functionality turns device reliability one of the major concerns for nanometer design. This work aims to evaluate the effects of three aging mechanisms acting on the CMOS logic gate reliability for different styles and topologies. Electrical simulations associated to analytical and Spice wearout models are used to compute the circuit degradation. Simulation results reveal that the restructuring of intra-cell transistor networks avoids up to 17% of delay increase due to aging, while the decomposition of single stage circuits into multi-stage topologies tends to produce worse results in terms of performance aging depreciation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.