Design of an inter-plane circuit for clocked PLAs

Abstract

The Programmable Logic Arrays (PLAs) have become popular devices in realization of both combinational and sequential circuits. We present a power-saving fast half-swing CMOS circuit implementation for NOR-NOR PLA implementation. An additional 1/2 VDD voltage source and buffering transmission gates are inserted between the NOR planes to erase the racing problem and shorten the rise delay as well as the fall delay of the output response such that the speed is enhanced and the dynamic power is reduced.