Abstract
This article presents a new dynamic latch comparator suitable for fast applications with low kickback noise such as high-speed analog-to-digital converters (ADCS). This circuit reduces delay and the kick back noise. The maximum clock frequency for the suggestion comparator is 500MHZ at supply voltage of 1.8V while consuming 358μw. The technology is used for our proposed comparator is 0.18 μm CMOS technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
