Abstract
The design of a high-speed, parallel arithmetic unit using the redundant binary representation is presented. The arithmetic unit consists of an adder and multiplier. The adder performs the addition/subtraction of two numbers in a single stage independent of the length of the numbers and the multiplier performs the multiplication in a computation time of O(log n) with O(n squared) computational elements.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
