Abstract
In this paper, a design of FFT processor for Digital terrestrial multimedia/television broadcasting (DTMB) receiver is presented. This processor is based on mixed-radix algorithms, prime factor algorithms and Winograd Fourier Transform algorithm (WFTA). Due to the adopted in-place algorithm in this design, the area consumption of the processor is reduced, and the simulation shows that SQNR of the processor is 60.5dB on the condition that the input and output data are both 13 bits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
