Abstract
This paper presents the design of a very low-power and high-speed, with a 70-75 MS/s 8b, CMOS analog to digital converter (ADC). The design equations are solved to achieve the complete architecture of the ADC. The maximum sampling speed achieved is 75 MHz at an analog power supply of 2.5 V. Total power consumption at full speed is 24.8 mW. The ADC is implemented using 0.35 /spl mu/m MOSIS BSIM3 model.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
