Year-end Sale % OFF 
Abstract
Based on the high-speed, real-time and high precision of radar signal processing, FFT arithmetic is utilized in the radar signal processing and FFT processor is designed and implemented. The proposed processor adopts radix-2 FFT algorithm. FFT computing based on FPGA has the advantages of high speed, less resource occupancy, easy algorithm and convenient system debugging and implementation. It is composed employing VHDL as hardware description language, FPGA as the logic controller, Quartus II as designing and synthesis simulation tool. The simulation results indicated FFT processor approached the request of the radar signal processing and it is suitable for the application of high-speed signal processing
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
