Abstract

This paper discusses the design procedure of error amplifier, which is used in the power factor correction circuit built with dc-dc Boost converter. The error amplifier is the heart of the power management ICโ€™s which indicates the accuracy of the entire circuitry. The specifications are considered which is suitable for power management applications. The gain of the amplifier is chosen to be 60db, UGB of 75MHz, slew rate of 50V/uS, PM greater than 60โ€™, technology 180nm. The design is simulated using tsmc 180nm technology with Analog Deviceโ€™s LT-SPICE simulator.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.