Abstract
It is discussed in many studies and demonstrated in many pieces of research that based on certain applications, analog design of filter has several issues including complex design, re-use limitations, and accuracy of generating the output at various frequencies. Therefore, instead of analog filter design, the digital design of the filter is preferred for both Finite and Infinite Impulse Response Filter. This paper demonstrates the design of the digital Finite Impulse Response (FIR) filter designed is demonstrated using Ultra-Scale Field Programming Gate Array (FPGA) having chip XCKU3P. The filter is designed using a coefficient multiplier via Canonic Signed Digit (CSD) Technique. The optimized design of the digital filter is conducted via real-time implementation is performed using Ultra-Scale FPGA. The filter is designed and evaluated with an ordinary filter at 10 MHz and 10 GHz frequencies. The performance analysis of the system is illustrated using the response rate at the bitstream of 16-bit. In the results, it is demonstrated that for 10 MHz frequency design FIR filter in FPGA the 30% faster response filter is achieved at for 10 GHz, the 15% faster response is achieved at the I/O standard of Low Voltage Complementary Metal Oxide Semiconductor (LVCOMS). The optimization of 30% in terms of the response time of the filter is attained using the proposed work. The proposed improved FIR filter design using Ultra-Scale FPGA helps in increasing design performance to increase the speed of overall response of FIR filter that is lacking in ordinary Filters.
Highlights
In signal processing, filter design is an important application for various design applications during that many design procedures are referred
The optimized digital Finite Impulse Response (FIR) filter design is demonstrated using the proposed technique and the filter is implemented in Ultra-Scale Field Programming Gate Array (FPGA)
The optimized digital filter design is carried out via real-time implementation is carried out Ultra-Scale FPGA
Summary
Filter design is an important application for various design applications during that many design procedures are referred. The filter realization is carried out for different design applications [1]. The filters are categorized using low, high, and other design aspects [4]. It is defined that in many aspects the filter design in real-time is more important than the simulation design [5]. In this domain, many approaches are utilized such as filter design using ICs, and DPS boards are most common [6]. The optimized digital Finite Impulse Response (FIR) filter design is demonstrated using the proposed technique and the filter is implemented in Ultra-Scale FPGA. The designed filter is fast in response to both low and high frequencies. The reason for the low Pass is based on that the application of this work will be at the receiver side used in digital communication
Sign-in/Register to view highlights & summary Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Sir Syed University Research Journal of Engineering & Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
