Abstract
Due to business and manufacturing capacity reasons, semiconductor companies may choose to outsource fabrication, assembly or testing. In this paper, design method of the low speed I/O subsystem in the platform controller hub (PCH) comprising of both hard intellectual property (IP) and soft IP, and the evolution of the implementation leading to the final adaptation with external foundry buffer is presented. Novel techniques to map Intel analog buffer with external foundry buffer to enable direct reuse of existing GPIO Chassis controller (soft IP). The design method and implementation successfully enabled the first PCH fabricated at external foundry, with zero post silicon bugs in the low speed I/O subsystem.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
