Design and Implementation of CRC Error Correction for ADS-B System Responding Based on FPGA

Abstract

Automatic Dependent Surveillance Broadcast (ADS-B) system signal error detection and correction process scheme are introduced in this paper, and the working principle of cyclic redundancy check (CRC) is described. Then, this paper provides an error correction algorithm based on the confidence judgment and an error correction process flow chart based on ADS-B system. Finally, the design of CRC checksum is performed by taking use of Verilog HDL, and the simulation and verification are achieved in Modelism software platform. Experimental results show that the algorithm can carry out verification and error correction for ADS-B responding signal and can improve the reliability of ADS-B system signal transmission.